Header Image Asset 3 5ea0aef5652ed

Machine Learning at the Edge: Using High-Level Synthesis to Optimize Power and Performance

April 27, 2020
Create new power and memory efficient hardware architectures to meet next-generation machine learning hardware demands.

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.

Sponsored

A Designer's Guide to Lithium (Li-ion) Battery Charging

This designer's guide helps you discover how you can safely and rapidly charge lithium (LI-ion) batteries to 20%-70% capacity in about 20-30 minutes.

Get Started with USB-C Power Delivery

Integrating USB Type-C connectors into designs requires developers pay careful attention to proper connector options and recommended layout guidelines.

Power Topologies Handbook

Buy ICs, tools & software directly from TI. Request samples, enjoy faster checkout, manage orders online and more with your myTI account.

Power Topologies Quick Reference Guide

This book shows waveforms and equations of the most common hard switched power supply topologies and the soft switched Phase-Shifted Full-Bridge.