Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.

Sponsored

The high-voltage CCE4511 interface IC has overvoltage detection, as well as high temperature and overcurrent protection, based on 0.18m HV-CMOS technology. Typical applications...
Transformers are widely used to efficiently transfer both power and data in switching power supplies, MOSFET gate drivers, and isolation circuits.
Advanced asset tracking applications, such as livestock monitoring, fleet management, and logistics, automatically capture current status information and position coordinates ...
Overview of the reference platform that demonstrates how easy it is to control your system with a simple voice command interface without extensive coding experience or in-house...