Network 2402637 5f68e29932c45

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Sept. 22, 2020
SmartNICs boost server performance in cloud and private data centers by offloading network processing workloads from server CPUs. Learn how to design an FPGA based SmartNIC that accelerates network functions compared to software only based solutions.

A successful SmartNIC design must be able to implement complex data-plane functions including multiple match-action processing, tunnel termination and origination, traffic metering, and traffic shaping. A SmartNIC should also provide the host processor with per-flow statistics to inform network-tuning algorithms. In addition, the SmartNIC's high-speed data plane should be programmable through either downloadable updates or network programming to enable a flexible architecture that can easily adapt to changing data plane requirements. A successful SmartNIC design must work seamlessly with existing data-center ecosystems. Otherwise, the SmartNIC design is unlikely to succeed.

Sponsored

Capacitive Sensor with SLG47011 AnalogPAK™

This application note describes the circuitry using the SLG47011 to create a capacitive sensor. Design files are included in the References section.

How to Simplify the Test of CAN Bus Networks Using the Right Oscilloscope

In-vehicle networks (IVNs) allow microcontrollers and engine control units (ECUs) to communicate with sensors, actuators, indicators, displays, and each other. One of the classic...

LT8645/LT8646 Synchronous Step-Down Regulators

Analog Devices' LT8645 and LT8646 are 65 V, 8 A synchronous step-down/buck regulators. These regulators feature Silent Switcher architecture designed to minimize EMI/EMC emissions...

Signal Chain Power Hardware-test change

The central design philosophy behind SCP is to box up Power by Linear™ design expertise and share it with signal conditioning systems engineering groups using an easy-to-configure...