Image

Virtex-7-Based AMC Targets Wireless Front Ends

July 16, 2014
Long-term-evolution (LTE) wireless front-end systems that require multiple 10G CPRI links at up to rate option 8 can opt for the Xilinx Virtex-7 FPGA-based AMC-V7 interface and processing card in the Advanced Mezzanine Card (AMC) form factor.

Long-term-evolution (LTE) wireless front-end systems that require multiple 10G CPRI links at up to rate option 8 can opt for the Xilinx Virtex-7 FPGA-based AMC-V7 interface and processing card in the Advanced Mezzanine Card (AMC) form factor. Developed by CommAgility, the card features an IDT CPS-1848 Serial RapidIO (SRIO) Gen 2 switch that supports SRI) V2.1 at up to 20 Gbits/s per port. Also included are three front-panel SFP+ optical interfaces that provide flexible high-speed links; they’re configurable as CPRI, OBSAI, Gigabit Ethernet, SRIO, or other standards. An optional SRIO mini-SAS connector delivers high-speed cabled connectivity. Front-panel or backplane clock I/O achieve timing and synchronization (GPS is an option as well). The Virtex-7 FPGA comes as a VX415T-2 device as the standard build, with options up to the VX690T-2 available for very-high-performance applications. Memory includes two banks of DDR3 SDRAM and a bank of flash memory for storing FPGA configurations and additional software. Separate glue control enables control, FPGA configuration, and flash reprogramming over SRIO.

COMMAGILITY LTD.

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!