214182392 © Pavlinec | Dreamstime.com
cxl_txc_214182392__pavlinec__dreamstime
Dreamstime_kasto80_112416068
dreamstime_kasto80_112416068
RISC-V Consortium | Dreamstime.com
ada_trends_promo
ID 94875025 © Danciaba | Dreamstime.com
riscv_architecture_promo_id_94875025__danciaba__dr
Dreamstime.com
creating_ada_promo
Andrii Baranov, Dreamstime.com
Abstract Andrii Baranov Dreamstime L 215010220 6089c380c96ce

CXL: Coherency, Memory, and I/O Semantics on PCIe Infrastructure (.PDF Download)

April 28, 2021

Read this article online.

The Compute Express Link (CXL) is an open industry-standard interconnect offering coherency and memory semantics using high-bandwidth and low-latency connectivity between host processor and devices such as accelerators, memory buffers, and smart I/O devices. CXL is based on the PCI Express (PCIe) 5.0 physical-layer infrastructure with plug-and-play interoperability between PCIe and CXL devices on a PCIe slot.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!