ASTER Technologies Offers New TestWay Release

February 5, 2013. ASTER Technologies, a supplier of board-level testability and test-coverage analysis products, has developed a new release of TestWay in support of “Design for Excellence” (DfX) strategies. The new release incorporates an integrated workflow from design through to product delivery.

DfX, also referred to as DfM (Design for Money), can be used as part of an organization’s continuous improvement program to decrease product development time, product cost, and manufacturing cycle time, while increasing product quality and reliability.

Design for Excellence makes it possible to implement a lean test approach that produces a lower cost product whilst maintaining the highest quality.

ASTER’s vision is articulated on two principles: first, using traceability and repair-loop information in order to qualify the customer defect universe. The defects include design defects, manufacturing defects and functional defects. The second principle involves using TestWay to import the defect opportunities and identify the possible consequences of inadequate testability and test coverage on a new design.

Traditionally, manufacturing and test constraints are only considered at the end of the layout phase, prior to transfer of the CAD data to production. Due to board complexity, it is now mandatory to consider a validation stage at each step of the design and manufacturing phases. TestWay has been developed to allow users to analyze each stage of the design to delivery workflow.

TestWay operates across the following stages:

  • Design for Component. When the key components are selected, TestWay checks RoHS, reliability, DPMO, and BSDL file validation in order to guide component selection.
  • Electrical Design for Test. When the schematic sheets are defined, TestWay verifies electrical DfT guidelines. It includes standard checks and customer’s specific checks relating to specific company requirements. By simulating the test strategy prior to the layout phase, electrical DfT helps to minimize the need for physical accesses in alignment with the defect universe. It helps to reduce test point access by 30% to 70%, the company reports.
  • Mechanical Design for Test. When the layout is finalized, TestWay optimizes test probe placement according to test strategy definitions, estimates the test coverage, models the cost, and calculates the production yield and TL9000 initial return rates.
  • Design to Build and Design to Test. TestWay estimates test coverage using theoretical models for a range of test and inspection strategies. These include APM (automated placement machines), AOI, AXI, BST (boundary-scan test), FPT (flying-probe test), ICT, and functional test. These models can be tuned to reflect the test and measurement capabilities of each individual target tester. TestWay exports the CAD data into the native format useable by assembly machines, automated optical inspection, automated X-ray, in-circuit testers, flying-probe testers, and boundary-scan testers in alignment with the simulated strategy. The outputs include the assembly and test programs, or input lists and test models, as well as test fixtures.
  • Test for Excellence. Once the test/inspection programs have been debugged and released, TestWay can read the completed test program or test report and compare the coverage between the estimated and measured analysis. The resultant analysis reports define the test coverage using industry-standard metrics that enable the user to identify any misalignment between the estimated and real coverage. Quality traceability tools used in the diagnosis and repair of printed circuit boards can take advantage of detailed test coverage analysis to improve the diagnostic resolution and speed up the repair process.
  • Test for Designability. Test is an important contributor for design improvement, as soon as a feedback loop between production and design has been organized.
  • CAD importers supporting schematic netlist, layout, schematic graphics, and design or test models are available for the wide range of EDA tools used within the industry today. TestWay operates directly from native CAD formats, ensuring the full interoperability between all stages across the design-manufacturing flow.

With TestWay, these stages are managed within a single tool using an integrated methodology.  ASTER Technologies will exhibit TestWay at the IPC APEX EXPO show, February 19-21 in San Diego.

www.aster-technologies.com

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!