Latest from Communications

ID 322569027 © Justlight | Dreamstime.com
hurricane_dreamstime_322569027
Samsung: https://news.samsung.com/global/samsung-smart-forward-updates-to-elevate-functionality-future-proofing-and-safety-of-home-appliances
samsungdigitalappliancespromo
Dreamstime_Danciaba_168374316
Pc Board Dreamstime Danciaba 168374316 64875d31644a0

How to Manage the PCIe 5.0 Channel Insertion Loss Budget (Download)

June 12, 2023

Read this article online.

PCI Express (PCIe) technology is the most important high-speed serial bus in servers. Due to its high-bandwidth and low-latency characteristics, PCIe architecture is widely used in various server interconnect scenarios, such as:

  • Within a server: CPU to GPU, CPU to network interface card (NIC), CPU to accelerator, CPU to SSD
  • Within a rack: CPU to JBOG and JBOF through board-to-board connector or cable
  • Emerging GPU-to-GPU or accelerator-to-accelerator interconnects

At the same time, with the rapid development of heterogeneous computing, the data-throughput requirements in the server system are becoming increasingly higher. Two years after the release of the PCIe 4.0 Base Specification, the PCIe 5.0 Base Specification was officially released in May 2019 to address these requirements.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!