Asset3 Wp Accelerate Image 1540x800 60103d5ca2b3b

Accelerate early design exploration & verification for faster time to market

Jan. 27, 2021
Want to find and fix integration issues early in the design cycle of your SoC? Learn how targeted checking can help.

Early chip-level physical verification faces many challenges. The Calibre™ Recon tool enables design teams to perform analysis and physical verification of full-chip design layouts during very early stages of the design cycle, while the different components are still immature. With Calibre Recon, designers can quickly and easily find and resolve integration issues using the foundry/IDM Calibre sign-off design kit, while reducing total DRC runtime, accelerating design closure, and ensuring high-quality designs.

Sponsored

A Designer's Guide to Lithium (Li-ion) Battery Charging

This designer's guide helps you discover how you can safely and rapidly charge lithium (LI-ion) batteries to 20%-70% capacity in about 20-30 minutes.

Power Topologies Handbook

Buy ICs, tools & software directly from TI. Request samples, enjoy faster checkout, manage orders online and more with your myTI account.

Getting Started with STM32LF Discovery Kit IoT Node

Learn about STs IoT Discovery Kit Node.

Understanding the Differences in ESD Device-Level Testing

Electrostatic discharge (ESD) is defined as the sudden and momentary electric current that flows between two objects at different electrical potentials. ESD causes equipment failure...