• Latest from Embedded

    100269668 © Ronstik | Dreamstime.com
    promo_100269668__ronstik__dreamstime
    ID_316508515_alena_butusava, and Macronix
    promo__id_316508515__alena_butusava__dreamstime
    XP Power
    xp_power_flxpro_promo
    Renesas
    promo__ra8p1__renesas
    William Wong/Endeavor Business Media
    promo__vita_93_qmc__william_wong
    ID 316508515 © Alena Butusava - Dreamstime.com
    Brainchip Platform Uses Spiking Neural Networks for Low Power Operations
    Dreamstime_Eugenesergeev_215838205
    dreamstime_eugenesergeev_215838205
    Dreamstime_Bernardo-Varela_13899324
    dreamstime_bernardovarela_13899324
    76795646 © Cybrain | Dreamstime.com
    promo_cybrain_dreamstime_xxl_76795646
    Collaborating Oncomputer 6168342b62fd2

    Techniques to Minimize Code Footprint in RISC-V-Based Apps (Download)

    Oct. 14, 2021

    Read this article online.

    The RV32I is the base instruction set that can get the standard extensions listed in Figure 1, such as:

    • M (Integer Multiplication)
    • A (Atomic Instructions)
    • F (Single Floating Point)
    • D (Double Floating Point)
    • C (Compressed Instructions)
    • B (Bit Manipulations)
    • and so on….
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    1. These are the standard extensions for the RISC-V ISA. (Courtesy of Wikipedia - https://en.wikipedia.org/wiki/RISC-V)
    Download