• Latest from Power

    Nexperia
    250804_prodmod_nexperia_power_packagingweb
    Delta-Q Technologies
    promo
    Cadence
    cadence_reality_digital_twin_promoweb
    Dreamstime_Arturo_Limon_464037
    dreamstime_arturo_limon_464037
    ID 244123916 © Ivan Murauyou | Dreamstime.com
    escooter_dreamstime_l_244123916
    ID 153085892 © Wellphotos | Dreamstime.com
    robotarm_dreamstime_l_153085892
    Dreamstime_Alexander-Mironov_5248764 and Microchip
    dreamstime_alexandermironov_5248764
    Schaeffler and Dreamstime_Erchog_1132662111
    electriccar_dreamstime__erchog_1132662111
    Dynamic Approach Optimizes Battery Charging
    Analog Devices
    Promo 1 6400b6d2a1531

    Essential Timing Factors for Low-Power Precision Signal-Chain Apps (Part 2) (Download)

    March 2, 2023

    Read this article online.

    The three blocks in Figure 1 can be viewed independently, starting with the analog front end (AFE) for a successive-approximation-register (SAR) ADC. The type of signal chain will change the AFE, but some common aspects will apply to most circuits.

    Analog Devices
    1. AFE timing considerations with a multiplexed SAR ADC.
    1. AFE timing considerations with a multiplexed SAR ADC.
    Download